74ABT16501CSSCX

The ABT16501 18-bit universal bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable(OEAB and OEBA ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKABis held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-High transition of CLKAB. Output-enable OEAB is active-high. When OEAB is HIGH, the outputs are active. When OEABis LOW, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but usesOEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is activeLOW). To ensure the high-impedance state during power up or power down, OE inputs should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.